

CLAIMS

What is claimed is:

- Sub A1
- 1 1. A system comprising:
2 a component;
3 a detector to detect a power management event; and
4 a controller to transition, in response to the power management
5 event, a first setting of the component from a first performance mode to a
6 second performance mode,
7 the controller to transition the component to a reduced activity state,
8 and to change a second setting of the component from a first performance
9 mode to a second performance mode.
 - 1 2. The system of claim 1, wherein the component is the processor.
 - 1 3. The system of claim 1, wherein changing the first setting of the
2 component includes changing the core processor supply voltage level from a
3 first voltage level to a second, higher voltage level.
 - 1 4. The system of claim 1, wherein the reduced activity state
2 includes the sleep state.
 - 1 5. The system of claim 1, wherein changing the second setting of
2 the component includes changing the core processor clock frequency from a
3 first frequency level to a second, higher frequency level.
 - 1 6. The system of claim 1, wherein the core processor clock
2 remains active during the sleep state.

1 7. The system of claim 1, wherein a system clock input to the
2 processor remains active during the sleep state.

1 8. The system of claim 1, wherein the power management event
2 includes a change of the system power source from an internal power source
3 to an external power source.

1 9. The system of claim 1, wherein changing the first setting of the
2 component can requires 500 microseconds.

1 10. The system of claim 1, wherein changing the second setting of
2 the component requires less than 5 microseconds.

1 11. A system comprising:
2 a component;
3 a detector to detect a power management event;
4 a controller to transition the component, in response to the power
5 management event, to a reduced activity state,
6 the controller to change a first setting of the component from a first
7 performance mode to a second performance mode,
8 the controller to transition the component out of the reduced activity
9 state, and to transition a second setting of the component from a first
10 performance mode to a second performance mode.

1 12. The system of claim 11, wherein the component is the
2 processor.

1 13. The system of claim 11, wherein the reduced activity state
2 includes the sleep state.

6 transitioning a first setting of a component from a first performance
7 mode to a second performance mode in response to the power management
8 event,

9 transitioning the component to a reduced activity state, and to change
10 a second setting of the component from a first performance mode to a
11 second performance mode,

12 if the power management event includes the system power source
13 switching from an internal power source to an external power source; and

1 22. The computer-readable medium of claim 21, wherein the first
2 setting of the component includes the core processor supply voltage level.

1 25. The computer-readable medium of claim 21, wherein the
2 reduced activity state includes the sleep state.

1 26. The computer-readable medium of claim 21, wherein the core
2 processor clock remains active during the sleep state.

1 27. The computer-readable medium of claim 21, wherein the
2 second setting of the component includes the core processor clock speed.

1 28. The computer-readable medium of claim 27, wherein the
2 second performance mode includes a higher frequency level than the first
3 performance mode.

1 29. The computer-readable medium of claim 21, wherein a system
2 clock input to the processor remains active during the sleep state.

1 30. The computer-readable medium of claim 21, wherein changing
2 the second setting of the component requires 500 microseconds.

1 31. An apparatus comprising:
2 a detector to receive an indication to change power states in the
3 system; and
4 a controller to transition, in response to the indication, transition a
5 power supply voltage level of a component from a first level to a second,
6 higher level,
7 the controller to transition the component to a low activity state, and
8 to change a core component clock frequency from a first level to a second,
9 higher level, while the component is in the low activity state.

